Abstract-With ever-growing energy crisis in wireless communication, effective envelope tracking solutions are in high demand for efficient operation of power amplifiers. Conventionally, a linear regulator is utilized to assist a switching converter to achieve fast tracking performance, but is highly inefficient. To overcome such an efficiency limitation, a dual-phase switching-converteronly topology is proposed in this paper. Synchronized adaptive voltage tracking control is introduced, which enables both clock synchronization and fast response for high-speed envelope tracking. To mitigate the inductor current slew rate limit of the switching converter, a push-pull slew rate enhancer (SRE) is designed. The SRE only operates when the switching converter reaches its inductor current slew rate limit, thereby maximizing the efficiency. The proposed envelope modulator is fabricated with a 0.18-μm CMOS process, achieving 85.8% peak efficiency at 1.5 W, tracking a 10-MHz LTE envelope.
I. INTRODUCTION

W
ITH explosive proliferation of portable devices, there has been a mounting energy crisis for wireless communication. It is expected that 90% of energy in the cloud would be consumed by wireless communication [1] . One of the major driving factors is the demand for higher data rates and greater bandwidth in portable devices. 4G and other nextgeneration communication protocols can meet these demands. However, compared to conventional protocols, they have significantly higher peak-to-average power ratio (PAPR). This results in dramatically lower efficiency in RF power amplifiers (PAs) [2] - [5] .
To reduce power losses in these PAs, a common practice is to employ an envelope modulator that tracks the envelope of the RF input and modulates the PA supply voltage accordingly [6] - [8] . As a result, power loss in the PA can be reduced adaptively. A system block diagram of a typical envelope modulated RF PA is illustrated in Fig. 1 . A peak detector, which detects the envelope of the RF input, supplies a reference signal to the envelope modulator. The envelope modulator adjusts the PA supply voltage to track this envelope reference signal. Last, auxiliary circuits, such as a delay block may be added to ensure the PA supply voltage and RF input signal are in phase. However, with the transition to higher data rate protocols, the frequency of the envelope has greatly increased, imposing dramatic stress on the modulator to track the envelope properly. A new approach in the design of the envelope modulator is therefore greatly required to contend with next-generation, high-frequency envelopes. The focus of this paper is on the design and implementation of such an envelope modulator as opposed to the design of the PA, communication schemes, or other auxiliary circuits. The remainder of this paper is organized as follows. Section II reviews prior approaches of envelope modulator designs. Section III introduces the system architecture of the proposed modulator and details the operation principle. Section IV presents and analyzes the circuit implementation of the proposed envelope modulator, and measurements are given in Section V. Finally, conclusions are made in Section VI.
II. ENVELOPE MODULATOR TOPOLOGIES
Conventional envelope modulators can be categorized into four predominant topologies: linear regulator, parallel linearswitching regulator topology, series linear-switching regulator topology, and series-parallel linear-switching regulator topology (a mix of the previous categories) [9] - [12] . The first topology, linear regulator, as shown in Fig. 2(a) , is a traditional and simple implementation that offers low noise and fast response, but at the cost of low efficiency [13] . Typically, a class AB output circuit stage is employed to realize the linear envelope modulator, which is more efficient than a class A type, but still has large conduction loss in the high-side and low-side transistors. To understand the theoretical efficiency limits of the linear regulator topology, it is useful to examine the power delivered to the load and the power dissipated in the class AB stage. It is assumed for simplicity that the input to the class AB stage is a sine wave. V D D PA is the PA power supply voltage, comprised of a dc and ac component. The power delivered to the load is given by (2) , which is the square of the RMS PA supply voltage (output of the regulator) divided by the load resistance
Here, R L is the load resistance. The input power P IN is obtained by calculating the average current through the load and multiplying by the input supply voltage V IN . Hence,
Thus, the efficiency of the class AB stage is found by taking the ratio of (2) to (3), leading to
When the dc component is zero, (4) dissolves into the standard efficiency equation for a class AB stage, which achieves a maximum efficiency of 78.5% at full swing (or highest output power). With the dc component, however, efficiency is dramatically reduced. For example, with a dc component of one fifth of the supply voltage, the class AB stage achieves a maximum efficiency of only 50.8%.
To overcome the low efficiency of a class AB linear regulator, a linear regulator in series with a switching converter topology [see Fig. 2(b) ] has recently been proposed to improve efficiency [3] , [5] by modulating V IN . A switching converter typically achieves peak efficiency of 80-95% [14] , surpassing the efficiency limit of a linear regulator. The benefit of the series topology is that switching noise due to the switching converter can be highly reduced thanks to high power supply rejection ratio of the linear regulator. However, a major drawback of the series topology is that all of the power to the PA must flow through both the linear regulator and the switching converter, increasing conduction losses.
To mitigate this issue, a parallel combination of a linear regulator and switching converter are proposed [2] , [4] , [7] - [9] , as shown in Fig. 2(c) . In this approach, the average power of the PA is supplied by the high-efficiency switching converter and only the higher frequency content is supplied by the linear regulator. Effectively, the linear regulator is no longer required to handle the dc component, which reduces losses in the class AB stage, as follows:
From (5), it is clear that by using a switching converter to handle the average power, which effectively zeroes the V DC terms, power loss is reduced in the linear regulator, thereby increasing the modulator efficiency. The switching converter typically employs an open-loop buck topology [15] or is included in the feedback loop of the linear regulator [16] - [18] . The primary drawback of the former approach is that there could be large dc regulation offset of the switching converter that must be compensated by the linear regulator. As a switching converter has a slower transient response, it, in return, forces the linear regulator to accommodate a significant amount of dc power.
Finally, a combination of series and parallel techniques is shown in Fig. 2(d) , which can be a series switching-linear regulator in parallel with another switching converter [3] , [5] or two switching converters in parallel with a linear regulator [2] . Although these types of topologies can improve efficiency, the complexity of implementation is vastly increased due to the use of three separate power converters. Furthermore, they still suffer from the use of a lossy linear regulator, which degrades efficiency.
If a fast switching converter with a wide-bandwidth controller can be developed to accurately track fast envelopes, the linear regulator can be removed to maximize efficiency [19] . However, there are nontrivial challenges that must be overcome in order to realize such a switching converter. Conventional control schemes for switching converters are not capable of widebandwidth operation with the intention of tracking fast output voltage changes. Most are designed for maintaining a fixed output voltage under varying load current conditions. Moreover, conventional closed-loop control techniques suffer from limited bandwidth. PWM control, for example, is limited to a bandwidth of 5-10× less than the switching frequency. Although hysteretic control can increase the transient response speed of the controller, it can be difficult to properly modulate the hysteretic window for fast tracking. The switching frequency becomes uncontrolled as it is strongly dependent on the output voltage. Employing an interleaved multiphase topology is an effective approach to improve transient response [8] , but synchronization of each subconverter in terms of clock and phase has been challenging to integrate with hysteretic control due to its varying switching frequency. In addition to challenges in the controller design, there is a fundamental limit in the response ability of a switching converter, defined by the slew rate of the inductor current, I L . This sets the upper limit of the tracking speed of the switching converter when it undergoes large signal transients. Therefore, overcoming this slew rate limit is essential in order to accomplish accurate envelope tracking in a switching-converter-only design.
III. SYSTEM ARCHITECTURE AND OPERATION PRINCIPLE Fig. 3 illustrates the proposed envelope modulator, which regulates the supply voltage of the PA (emulated by a current sink). The topology is fundamentally dissimilar compared to the ones discussed in Section II. Rather than relying on a lowefficiency linear regulator to handle the high-frequency changes, only a fast switching converter is utilized, consisting of two subconverters interleaved with 180°phase difference. To achieve fast response while maintaining clock synchronization, synchronous adaptive voltage tracking (SAVT) control is proposed. The SAVT control is a hysteretic current-mode control scheme that inherits the fast transient response of hysteretic control. However, due to the injection of a synchronization ramp V SYNC , the converter maintains clock synchronization in normal operation. Hence, unlike conventional hysteretic control, each phase of the converter is synchronized so that the noise spectrum is predictable. To overcome the inductor current slew rate limit, a push-pull slew rate enhancer (SRE) is employed. While an adequately small inductor could support the PA current slew rate requirements [20] , there is a tradeoff of greater inductor current ripple compared to the use of a larger inductor at the same switching frequency (and keeping all other things equal). The result of greater ripple is that more noise is injected onto the power supply of the PA. Moreover, conduction losses could potentially be higher due to increased RMS current. The advantage of the SRE is that the inductor current slew rate requirements are relaxed, mitigating large current ripple. A g m -cell analog front-end drives a current-mode ADC. The quantized outputs of the ADC determine the amount of compensation current for the switching converter when the current slew rate of the PA exceeds the maximum of the switching converter.
The operation of the proposed dual-phase switching converter can be explained with reference to Fig. 4 . During normal operating conditions, the switching subconverters supply all the power to the PA and the push-pull SRE is fully OFF. However, under extreme transients in the envelope signal (a positively increasing transient is demonstrated in Fig. 4 ), the subconverters reach the fundamental inductor current slew rate limits and are unable to supply the required current. The push-pull SRE is then activated to instantly withdraw or supply current to ensure accurate tracking. Note that the push-pull SRE is only active during these dynamic changes. In steady state, only the two subconverters supply power to the PA and the SRE is OFF. The ability of the SRE to remain OFF is by virtue of the current-mode ADC. When the subconverters are able to track the envelope accurately, the difference between V D D PA and the envelope reference, V ENV , is maintained at a small value, and thus, the error current to the ADC is held between the lowest quantization levels, ensuring that neither the push nor pull stages are active.
IV. CIRCUIT AND SYSTEM IMPLEMENTATION
A. SAVT Controller
To illustrate the principle of the proposed SAVT control, a single-phase SAVT controller with a buck power stage is shown in Fig. 5 . For high efficiency and continuous measurement of the inductor current, inductor DCR sensing is employed. The time constant of the on-chip RC filter formed by R F and C F is designed to match the time constant of L and R DCR to ensure that the voltage across C F is equal to the voltage across R DCR . This voltage is sensed and buffered creating V SNS .
To apprehend the control scheme, key waveforms in the SAVT control are illustrated in Fig. 6(a) . A synchronization ramp signal V SYNC is injected on V SNS in order to dynamically adjust the hysteretic window and ensure clock synchronization. This ramp signal is created by charging C S with a current source, I S L . At each clock pulse, the voltage across C S is reset and the control voltage V C is pulled back to V SNS . The duty ratio is determined based on the comparison of V C to V ERR .
The steady-state operation of SAVT control is illustrated during the time period T SS . An intuitive understanding can be gained by comparing
. The I L hysteretic window is formed by examining V C compared to V ERR − V SYNC . During the charge period of the inductor (the gate drive signal V SW is high), V C rises until it hits V ERR . After V C crosses V ERR , the comparator trips and initiates the discharging period of the inductor (V SW goes low). In this period, V SNS falls until a clock pulse arrives and resets V C . When V C is reset, it crosses over V ERR , tripping the comparator to the opposite state. This initiates the charge period of the inductor (V SW goes high). With such, the leading edge of each cycle is synchronized with the clock. Thus, multiphase implementation can be easily achieved by providing phase-shifted clock signals to each phase. The boundaries of the hysteretic window are defined by V H and V L , shown in Fig. 6(a) . V H is the upper boundary, which is defined by the intersection point of V SNS and V ERR − V SYNC . V L is the lower boundary, which is a virtual level determined by the reset of V C by the clock. Although this boundary is fixed in a steady-state operation, it is adaptively modulated during transient voltage tracking operation to maintain clock synchronization.
To understand the transient behavior of the SAVT control, the key waveforms in response to an envelope change are shown during the period T track in Fig. 6(a) . Suppose that V ENV increases, which causes V ERR to increase (shown at the beginning of T track ). As V ERR rises with a positive slope, the slope of V ERR − V SYNC effectively becomes shallower. As a result, the charge time of the inductor increases, since it takes longer for V SNS to intersect V ERR − V SYNC . This results in an instantaneous increase in the duty ratio [the increase is illustrated as ΔDT in Fig. 6(a) ]. Despite this increase in duty ratio, clock synchronization is maintained since, V L increases by shrinking the hysteretic window size. This is a key advantage of SAVT control over conventional hysteretic control. The behavior of conventional hysteretic control is illustrated in Fig. 6(b) . In conventional hysteretic control with fixed hysteretic window size, the sudden increase in duty ratio incurs a loss of synchronization since V SNS must fall to the lower boundary of the fixed hysteretic window V L Fixed before the next charge period of the inductor starts. As a result of V SNS falling to V L Fixed , a timing error t err is introduced into the switching period, T. Thus, by adaptively adjusting V L , the SAVT control ensures the clock synchronization.
The core functional difference between the SAVT and the PWM control [21] lies in the fundamental hysteretic nature of the control scheme. One of the key features of the SAVT control is that it dissolves the problem of unsynchronized steady-state switching frequency in hysteretic control for widely varying output voltage (as is the case for envelope tracking). Although the SAVT control and the PWM control both achieve steady-state synchronization as well as current-mode control mechanisms, the SAVT control is capable of a transient hysteretic response. Expanding on this statement, in the case of a high-speed envelope reference change that requires a slewing response, the SAVT control is not required to initiate an inductor charge period in every clock cycle (as in peak current-mode PWM control), which can improve transient performance when the output voltage must be quickly reduced. Whereas a PWM currentmode control is able to modulate the inductor current once per cycle (and may have to wait until the next clock cycle to make the optimal adjustment), the SAVT control is able to respond even before the synchronization ramp signal resets to zero. That is, it is able to achieve a fast hysteretic response when a highspeed transient occurs and the error signal deviates dramatically away from the control signal (essentially an immediate slewing response) compared to PWM control. In this way, the SAVT control marries the familiar steady-state clock synchronization functionality of PWM control with the fast transient performance of hysteretic control.
Due to the built-in clock and phase synchronization in the SAVT control, dual-phase implementation is easily achieved, which further increases the transient response and the inductor current slew rate limit. Moreover, the ability to maintain clock synchronization ensures that a predictable noise spectrum is provided to the PA.
B. Slew Rate Enhancer
In order to compensate for the slew rate limit of the inductor current in the two subconverters, a proposed SRE quickly withdraws or supplies current from the PA supply when needed. The SRE is employed using fully current-mode circuit techniques, which have well-known operation advantages of high speed, high efficiency, and excellent dynamic range in comparison to their voltage-mode counterparts. The circuit implementation of the SRE is shown in Fig. 7 .
The front-end of the SRE consists of a g m -cell, which produces differential error currents ΔI gm P and ΔI gm N , as a function of the difference between V ENV and V D D PA . These error currents are mirrored and fanned out to an array of current sources with values I REF1 and I REF2 to I REFn that together comprise the current-mode ADC. The current sources have increasing magnitudes such that I REFn = n × I REF1 . The outputs of the current comparators feed to drivers that control the operational states of the distributed push-pull power stage. In this way, as the error currents increase (V D D PA deviates further away from V ENV ) more push or pull stages are activated in linear proportion to the error currents.
The detailed operation of the SRE is explained through the waveforms as shown in Fig. 8 . As V ENV increases significantly above V D D PA , meaning the two subconverters are slew rate limited and unable to track V ENV , ΔI gm P increases and ΔI gm N decreases proportionally in the g m -cell. As the error increases, ΔI gm P increases above the magnitude of the first current source I REF1 . Thus, when ΔI gm P > I REF1 , the output of the first current comparator in the current-mode ADC V SW L< 1> is pulled low. Next, the driver connected to the output of the first current comparator drives the gate voltage, V GP < 1> , of the first push switch, M S W P <1> , low. This instantly sources current to the PA supply to ensure that V D D PA tracks V ENV . However, if accurate tracking is still not occurring, and V ENV rises further above V D D PA , and ΔI gm P increases above the magnitude of the next current source, I REF2 , triggering the next push switch, M SW P< 2> , to instantly sources current to the PA supply. This process continues as V D D PA deviates further away from V ENV . Under the opposite change in V ENV , supposing V ENV is significantly below V D D PA , the SRE acts in a complimentary fashion. That is, ΔI gm N increases and the pull switches (M SW N < 1 : n >) are activated to instantly sink current away from the PA supply for accurate tracking.
An inherent benefit of the proposed SRE is that zero steadystate current is required (not including the negligible quiescent current consumption of the g m -cell on the order of 10 s of microampere). When V D D PA tracks V ENV well, neither the push nor pull stages of the SRE are active. This is easily understood by observing that there is a null region in the SRE (ΔI NULL ) where the difference between V D D PA and V ENV is insufficient to produce values of ΔI gm P or ΔI gm N that are large enough to trip any of the current comparators. Thus, when the subconverters accurately track V ENV and are, thus, not slew rate limited, the SRE is fully OFF to maximize efficiency.
To ensure that ΔI gm P or ΔI gm N are accurately produced as the difference between V D D PA and V ENV , a precision g m -cell is required. Contrary to conventional g m -cell implementations, the proposed g m -cell utilizes resistors R gm L and R gm R in order to achieve an effective transconductance of 1/R gm (presuming R gm L = R gm R = R gm ). The advantage of this approach is that resistors are less dependent on process and temperature variations in comparison with MOSFET transistors. In this way, the g m -cell is able to maintain a highly linear and accurate response. Of course, to ensure that the g m -cell transconductance is equal to 1/R gm , the effect of the impedance of the input pair must be kept small. In other words, the input transistors must buffer to the input voltages very well. To ensure the required input impedance characteristic is achieved, a feedback loop is employed in the g m -cell to regulate the source voltage of the input transistors, M BUF1 and M BUF2 , thereby ensuring excellent buffering of the input voltages.
This internal feedback loop is understood by examining the small-signal model of the g m -cell. To simplify analysis, it is possible to examine the half circuit of the g m -cell, as shown in Fig. 9(a) , since the g m -cell operates in a fully differential manner. All of the dc sources are grounded for small-signal analysis and the top-side of the R gm L is grounded since the connection point of R gm L and R gm R is a virtual ground due to the differential behavior of the g m -cell. The feedback loop is illustrated in Fig. 9(b) . In order to determine the transfer function of V IN to V OUT , which describes the effectiveness of the buffer, it is necessary to break the loop and calculate the loop gain of the network.
From V IN to V X , the gain is given by
Next, from the node V X to V OUT , the gain is given by
Thus, the loop gain is given by
Since the circuit acts as a buffer, it can be modeled as a generalized feedback system, as shown in Fig. 9(c) , having a feedback factor β = 1. Thus, a closed-loop transfer function of the g m -cell can be derived as follows:
Approximately,
As seen from (10), the advantage of the internal feedback loop is that the effective transconductance of g m BUF1 is multiplied by a factor of g m r o , greatly improving the quality of the buffer compared to standalone source follower without feedback. Thus, any voltage changes on the input transistors M BUF1 and M BUF2 (see Fig. 7 ) are accurately buffered to the bottom ends of R gm L and R gm R , respectively. The differential error currents ΔI gm N and ΔI gm P are thus solely determined by the voltage change across R gm L and R gm R , respectively, meaning that the transconductance of the g m -cell is indeed given by 1/R gm .
V. MEASUREMENT RESULTS
To verify the performance of the proposed envelope modulator, the design was fabricated using a 3.3-V 180-nm triple-well CMOS process. The power transistors can tolerate |V D S | and |V GS | voltages up to 3.3 V maximum. The R ON of the highside and low-side transistors is approximately 150 and 50 mΩ, respectively. The die micrograph of the test chip is shown in Fig. 10 . The dimensions of the chip are 3.1 mm × 2.4 mm, which includes not only the active area but also test circuits and the bond pads. As shown in Fig. 10 , the SAVT control circuit, the SRE power stage, and the dual-phase converter with input decoupling capacitor C DECAP are all implemented fully on-chip. The inductors of the subconverters are off-chip with a value of 78 nH. Contrary to standard voltage regulators, envelope modulators typically do not employ significant output decoupling capacitance [8] , [21] because of the need for high-speed adjust- ment of the PA supply voltage. In this paper, the PA is emulated by using a Kikusui PLZ164WA in current source mode.
The nominal input voltage of the envelope modulator is 3.3 V (the maximum supply voltage in this process), and the nominal output range of the envelope modulator is 0.5-2.3 V. The subconverters operate at 40 MHz with 180°phase shift. Fig. 11 verifies the high-speed tracking ability of the proposed envelope modulator while tracking a 10-MHz LTE envelope signal. By virtue of the 40-MHz switching frequency and dual-phase switching converter design, as well as the SRE, the proposed envelope modulator is able to accurately track the envelope of the LTE signal.
Furthermore, the synchronization of each subconverter to a switching frequency of 40 MHz with 180°phase shift is verified in Fig. 12 , which shows the measured voltages of the switching node voltages V LX 1 and V LX 2 of the two subconverters. The switching period of each subconverter is measured to be 25 ns, which verifies a switching frequency of 40 MHz. The synchronization of the subconverters to a fixed switching fre- quency ensures that the noise spectrum is predictable. If correct interleaved operation with 180°phase shift is achieved, then the inductor charge and discharge periods should be opposite when comparing the two subconverter switching nodes. In Fig. 12 , it is clear that the expected operation is verified. Unfortunately, the inductor current of each of the two subconverters was not able to be measured due to the very small inductor sizes. Placing wire loops in series with the inductors for measurement by a current probe introduces uncontrolled parasitic inductance on the order of tens of nanohenry, which is on the order of the power inductors themselves.
The efficiency (no tracking) of the dual-phase switching converter is shown in Fig. 13 . Active transistor sizing and deadtime controlled gate driving ensure that high efficiency is maintained at 40 MHz. A peak efficiency of 86.9% of the dual-phase converter is reached at an output power of 1.5 W. Efficiency is maintained above 75% across an output power range of 0.4 to 2 W. The peak power output of the envelope modulator is equivalent to 33 dBm. At peak efficiency, conduction and switching losses are approximately equivalent. It can be estimated that a majority of the conduction loss is due to the power switches, and about one-third of the conduction loss is due to the inductor DCR. At lower power operation, the losses are dominated by switching loss. While at higher power operation, the losses become dominated by conduction loss.
The time-averaged efficiency of the proposed envelope modulator tracking a 10-MHz LTE envelope is shown in Fig. 14 . In addition, the efficiencies of the state-of-the-art modulators are plotted for comparison. The peak efficiency of the proposed envelope modulator is 85.8%. Due to the elimination of the lossy linear regulator in the proposed design, the efficiency of the envelope modulator is thus broadly increased. Because the majority of the power is delivered by the two subconverters and the SRE only activates during fast transients, high efficiency is maintained. In addition, multiphase implementation of the switching converter aids in achieving higher efficiency, since better transient performance is achieved without increasing the switching frequency (which would be required for a single phase converter). As a result, the switching losses are kept low.
A full comparison of the proposed switching-converter-only envelope modulator against the state-of-the-art is shown in Table I . Compared to previous designs [5] , [8] , the proposed design improves peak efficiency (time-averaged while tracking) by up to 5.8% thanks to the elimination of the lossy linear regulator and the benefits of the multiphase implementation. The more advanced process node (compared to [8] ) also improves performance at high switching frequencies. The proposed design is also capable of supplying up to 5× more power in comparison with [5] , which is strongly demanded by next-generation communication systems. Furthermore, the clock synchronization ability of the SAVT control ensures that the dual-phase converter maintains a fixed switching frequency of 40 MHz, which allows the proposed design to achieve predictable switching noise from both of the subconverters. This is in contrast with previous designs [2] , [3] that have uncontrollable and variable switching frequencies. A fixed switching frequency allows for PA active noise cancellation [22] that would not be trivial to achieve with an unpredictable variable switching frequency.
VI. CONCLUSIONS
A dual-phase switching-converter-only envelope modulator is presented for LTE PA applications. By eliminating the lossy linear regulator and employing only a dual-phase switching converter, efficiency is improved, in contrast with conventional topologies. Furthermore, the implementation of the SRE overcomes the inductor current slew rate limitation of the dual-phase switching converter. Inherently, the SRE supplies zero current when the dual-phase switching converter is tracking the envelope reference well, thereby maximizing efficiency. Moreover, the proposed system inherently resolves current steering issues between the subconverters and the SRE since the SRE automatically shuts off when the dual-phase switching converter is not slew rate limited. The SAVT control enables hysteretic response of the subconverters, with the capability of clock synchronization. The synchronization to a fixed frequency ensures that the noise spectrum to the PA is predictable. Ultimately, the proposed envelope modulator enables improved performance for LTE PA applications. 
